isl95833 print page dual 2+1 pwm controller for imvp-7/vr12 cpus features description isim design simulation technical documentation tools and support pricing / samples related devices datasheet isl95833 dual 2+1 pwm controller for imvp-7/vr12 cpus v in (min) (v) 4.75 v in (max) (v) 5.25 v out (min) (v) .25 v out (max) (v) 1.52 i out (max) (a) 60 v bias (v) 5 applications vr12/imvp7 max # of outputs 2 max # of phases 2 droop y integrated mosfet driver y product information key features serial data bus dual outputs: configurable 2- or 1-phase for the 1st output using one integrated gate driver 1-phase for the 2nd output using an integrated gate driver r3 modulator excellent transient response high light load efficiency 0.5% system accuracy over-temperature
supports multiple current sensing methods lossless inductor dcr current sensing precision resistor current sensing differential remote voltage sensing programmable vboot voltage at start-up resistor programmable imax, switching frequency for both outputs adaptive body diode conduction time reduction description the isl95833 pulse width modulation (pwm) controller ic provides a complete solution for imvp-7/vr12? compliant microprocessor and graphic processor core power supplies. it provides the control and protection for two voltage regulators (vrs). the first vr, typically for v core , incorporates 1 integrated driver and can operate in 2- or 1-phase configurations. the second vr, typically for graphics, is a single phase regulator incorporating an integrated driver. the two vrs share a serial control bus to communicate with the cpu and achieve lower cost and smaller board area compared with the two-chip approach. both vrs utilize intersil's robust ripple regulator r3 technology?. the r3 modulator has numerous advantages compared to traditional modulators, including faster transient response, variable switching frequency during load transients, and improved light load efficiency due to its ability to automatically change switching frequency. the isl95833 has several other key features. both outputs support either dcr current sensing with a single ntc thermistor for dcr temperature compensation, or more precise resistor current sensing if desired. both outputs come with remote voltage sense, programmable vboot voltage, imax, and switching frequency, adjustable overcurrent protection and separate power-good signals. pricing / packaging / samples / ordering ibuy direct from intersil ibuy direct - out of stock request samples check distributor inventory available in rohs/pb-free part no. design-in status temp. package msl price us $ isl95833hrtz active hi-temp comm 32 ld tqfn 3 isl95833hrtz-t active hi-temp comm 32 ld tqfn t+r 3 isl95833irtz active ind 32 ld tqfn 3 isl95833irtz-t active ind 32 ld tqfn t+r 3 the price listed is the manufacturer's suggested retail price for quantities of 1k units. however, prices in today's market are fluid and may change without notice. msl = moisture sensitivity level - per ipc/jedec j-std-020 smd = standard microcircuit drawing technical documentation datasheet(s):
http://www.intersil.com/products/print.asp?id=isl95833[3/9/2012 9:51:08 am] ual 21 m ontroller or im/12 s tools and support isim design simulation 1 r 0 r g h o v $ y d l o d e o h applications , 0 9 3 9 5 & r p s o l d q w & r p s x w h u v related devices 3 d u d p h w u l f 7 d e o h , 6 / 0 x o w l s k d v h 3 : 0 5 h j x o d w r u i r u 9 5 ' ' 5 0 h p r u \ 6 \ v w h p v , 6 / 0 x o w l s k d v h 3 : 0 5 h j x o d w r u i r u 9 5 ? ' h v n w r s & 3 8 v , 6 / ' x d o 3 k d v h 3 k d v h 3 : 0 & r q w u r o o h u i r u 9 5 , 0 9 3 $ s s o l f d w l r q v , 6 / & ' x d o 3 k d v h 3 k d v h 3 : 0 & r q w u r o o h u i r u 9 5 ' h v n w r s $ s s o l f d w l r q v , 6 / ' x d o 3 k d v h 3 k d v h 3 : 0 & r q w u r o o h u i r u 9 5 , 0 9 3 $ s s o l f d w l r q v , 6 / 9 r o w d j h 5 h j x o d w r u i r u , 0 9 3 9 5 ? & 3 8 v , 6 / d q g 9 r o w d j h 5 h j x o d w r u i r u , 0 9 3 9 5 ? & 3 8 v , 6 / ' x d o 3 : 0 & r q w u r o o h u i r u , 0 9 3 9 5 ? & 3 8 v , 6 / d q g 9 r o w d j h 5 h j x o d w r u i r u , 0 9 3 9 5 ? & 3 8 v $ e r x w 8 v _ & d u h h u v _ & r q w d f w 8 v _ , q y h v w r u v _ / h j d o _ 3 u l y d f \ _ 6 l w h 0 d s _ 6 x e v f u l e h _ , q w u d q h w ? , q w h u v l o $ p h u l f d v , q f $ o o u l j k w v u h v h u y h g
|
